Sciweavers

1000 search results - page 67 / 200
» Yield-Aware Cache Architectures
Sort
View
ISCA
2003
IEEE
124views Hardware» more  ISCA 2003»
14 years 1 months ago
A Highly-Configurable Cache Architecture for Embedded Systems
Chuanjun Zhang, Frank Vahid, Walid A. Najjar
SBACPAD
2003
IEEE
137views Hardware» more  SBACPAD 2003»
14 years 1 months ago
Exploring Memory Hierarchy with ArchC
This paper presents the cache configuration exploration of a programmable system, in order to find the best matching between the architecture and a given application. Here, prog...
Pablo Viana, Edna Barros, Sandro Rigo, Rodolfo Aze...
LCTRTS
2007
Springer
14 years 2 months ago
Compiler-managed partitioned data caches for low power
Set-associative caches are traditionally managed using hardwarebased lookup and replacement schemes that have high energy overheads. Ideally, the caching strategy should be tailor...
Rajiv A. Ravindran, Michael L. Chu, Scott A. Mahlk...
MEMOCODE
2008
IEEE
14 years 2 months ago
Estimating the Performance of Cache Replacement Policies
—Caches are commonly employed to hide the latency gap between memory and the CPU by exploiting locality in memory accesses. The cache performance strongly influences a system’...
Daniel Grund, Jan Reineke