Sciweavers

VLSID
2005
IEEE
108views VLSI» more  VLSID 2005»
14 years 12 months ago
Design of a Low Power Image Watermarking Encoder Using Dual Voltage and Frequency
Saraju P. Mohanty, N. Ranganathan, K. Balakrishnan
VLSID
2005
IEEE
153views VLSI» more  VLSID 2005»
14 years 12 months ago
Electromigration-Aware Physical Design of Integrated Circuits
The electromigration effect within current-density-stressed signal and power lines is an ubiquitous and increasingly important reliability and design problem in sub-micron IC desi...
Göran Jerke, Jens Lienig
VLSID
2005
IEEE
131views VLSI» more  VLSID 2005»
14 years 12 months ago
Efficient Space/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores
Abstract-- We present two-dimensional (space/time) compression techniques that reduce test data volume and test application time for scan testing of intellectual property (IP) core...
Lei Li, Krishnendu Chakrabarty, Seiji Kajihara, Sh...
VLSID
2005
IEEE
117views VLSI» more  VLSID 2005»
14 years 12 months ago
On-Chip Voltage Regulator with Improved Transient Response
A new technique has been proposed to improve the transient behavior of the on-chip/embedded voltage regulator. It is realized by introducing a dynamic leakage path at the driver s...
Ashis Maity, R. G. Raghavendra, Pradip Mandal
VLSID
2005
IEEE
102views VLSI» more  VLSID 2005»
14 years 12 months ago
Integrated On-Chip Storage Evaluation in ASIP Synthesis
An Application Specific Instruction Set Processor (ASIP) exploits special characteristics of the given application(s) to meet the desired performance, cost and power requirements....
Manoj Kumar Jain, M. Balakrishnan, Anshul Kumar
VLSID
2005
IEEE
140views VLSI» more  VLSID 2005»
14 years 12 months ago
A Novel Bus Encoding Scheme from Energy and Crosstalk Efficiency Perspective for AMBA Based Generic SoC Systems
Inter-wire coupling is a major source of power consumption and delay faults for on-chip buses implemented in UDSM SoC Systems. Elimination or minimization of such faults is crucia...
Zahid Khan, Tughrul Arslan, Ahmet T. Erdogan
VLSID
2005
IEEE
86views VLSI» more  VLSID 2005»
14 years 12 months ago
A Nanosensor Array-Based VLSI Gas Discriminator
: Chemiresistive nanowires can be organized as cross-reactive sensor arrays to mimic the human olfactory system in terms of sensing and discriminating various gases and odors. This...
Kevin M. Irick, Wei Xu, Narayanan Vijaykrishnan, M...
VLSID
2005
IEEE
128views VLSI» more  VLSID 2005»
14 years 12 months ago
On-Line Synthesis for Partially Reconfigurable FPGAs
An important application of dynamically and partially reconfigurable computing platforms is in dynamic task allocation and execution. On-line synthesis, on-line placement and on-l...
Renqiu Huang, Ranga Vemuri
VLSID
2005
IEEE
157views VLSI» more  VLSID 2005»
14 years 12 months ago
Energy Efficient Hardware Synthesis of Polynomial Expressions
Polynomial expressions are used to approximate a wide variety of functions commonly found in signal processing and computer graphics applications. Computing these polynomial expre...
Anup Hosangadi, Farzan Fallah, Ryan Kastner
VLSID
2005
IEEE
167views VLSI» more  VLSID 2005»
14 years 12 months ago
A Methodology and Tooling Enabling Application Specific Processor Design
This paper presents a highly efficient processor design methodology based on the LISA 2.0 language. Typically the architecture design phase is dominated by an iterative processor ...
Andreas Hoffmann, Frank Fiedler, Achim Nohl, Suren...