Sciweavers

    DAC
    1999
    ACM
    121views Computer Architecture» more  DAC 1999»
    Vertical Benchmarks for CAD
    14 years 3 months ago
    Vertical Benchmarks for CAD
    Download  www.ece.cmu.edu
    Christopher Inacio, Herman Schmit, David Nagle, An...
    claim paper
    Read More »
    DAC
    1999
    ACM
    118views Computer Architecture» more  DAC 1999»
    Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style
    14 years 3 months ago
    Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style
    Download  www.cecs.uci.edu
    Ahmed Hemani, Thomas Meincke, Shashi Kumar, Adam P...
    claim paper
    Read More »
    DAC
    1999
    ACM
    150views Computer Architecture» more  DAC 1999»
    System-Level Hardware/Software Trade-offs
    14 years 3 months ago
    System-Level Hardware/Software Trade-offs
    Download  www.cecs.uci.edu
    Samuel P. Harbison
    claim paper
    Read More »
    DAC
    1999
    ACM
    140views Computer Architecture» more  DAC 1999»
    An Approach for Extracting RT Timing Information to Annotate Algorithmic VHDL Specifications
    14 years 3 months ago
    An Approach for Extracting RT Timing Information to Annotate Algorithmic VHDL Specifications
    Download  www.cecs.uci.edu
    Cordula Hansen, Francisco Nascimento, Wolfgang Ros...
    claim paper
    Read More »
    DAC
    1999
    ACM
    124views Computer Architecture» more  DAC 1999»
    Improved Approximate Reachability Using Auxiliary State Variables
    14 years 3 months ago
    Improved Approximate Reachability Using Auxiliary State Variables
    Download  www.cecs.uci.edu
    Approximate reachability techniques trade o accuracy for the capacity to deal with bigger designs. Cho et al 4 proposed partitioning the set of state bits into mutually disjoint s...
    Shankar G. Govindaraju, David L. Dill, Jules P. Be...
    claim paper
    Read More »
    DAC
    1999
    ACM
    135views Computer Architecture» more  DAC 1999»
    Panel: What is the Proper System on Chip Design Methodology
    14 years 3 months ago
    Panel: What is the Proper System on Chip Design Methodology
    Download  www.cecs.uci.edu
    ion model or flexible PCB solutions cannot offer a valid solution for the next millinium SoCs . James G. Dougherty, Integrated Systems Silicon LTD, Belfast, Northern Ireland ISS an...
    Richard Goering, Pierre Bricaud, James G. Doughert...
    claim paper
    Read More »
    DAC
    1999
    ACM
    125views Computer Architecture» more  DAC 1999»
    Model-Reduction of Nonlinear Circuits Using Krylov-Space Techniques
    14 years 3 months ago
    Model-Reduction of Nonlinear Circuits Using Krylov-Space Techniques
    Download  www.cecs.uci.edu
    Pavan K. Gunupudi, Michel S. Nakhla
    claim paper
    Read More »
    DAC
    1999
    ACM
    142views Computer Architecture» more  DAC 1999»
    Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification
    14 years 3 months ago
    Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification
    Download  reference.kfupm.edu.sa
    We present our practical experience in the modeling and integration of cycle/phase-accurate instruction set architecture (ISA) models of digital signal processors (DSPs) with othe...
    Lisa M. Guerra, Joachim Fitzner, Dipankar Talukdar...
    claim paper
    Read More »
    DAC
    1999
    ACM
    137views Computer Architecture» more  DAC 1999»
    A Practical Approach to Multiple-Class Retiming
    14 years 3 months ago
    A Practical Approach to Multiple-Class Retiming
    Download  www.cs.york.ac.uk
    Retiming is an optimization technique for synchronous circuits introduced by Leiserson and Saxe in 1983. Although powerful, retiming is not very widely used because it does not ha...
    Klaus Eckl, Jean Christophe Madre, Peter Zepter, C...
    claim paper
    Read More »
    DAC
    1999
    ACM
    128views Computer Architecture» more  DAC 1999»
    Using Lower Bounds During Dynamic BDD Minimization
    14 years 3 months ago
    Using Lower Bounds During Dynamic BDD Minimization
    Download  www.cecs.uci.edu
    Ordered Binary Decision Diagrams BDDs are a data structure for representation and manipulation of Boolean functions often applied in VLSI CAD. The choice of the variable orderin...
    Rolf Drechsler, Wolfgang Günther
    claim paper
    Read More »
    « first‹ previous…636465666768697071…next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.