Sciweavers

    ASAP
    2008
    IEEE
    105views Hardware» more  ASAP 2008»
    Fast custom instruction identification by convex subgraph enumeration
    14 years 1 months ago
    Fast custom instruction identification by convex subgraph enumeration
    Download  www.doc.ic.ac.uk
    Automatic generation of custom instruction processors from high-level application descriptions enables fast design space exploration, while offering very favorable performance and...
    Kubilay Atasu, Oskar Mencer, Wayne Luk, Can C. &Ou...
    claim paper
    Read More »
    ASAP
    2008
    IEEE
    199views Hardware» more  ASAP 2008»
    An efficient method for evaluating polynomial and rational function approximations
    14 years 1 months ago
    An efficient method for evaluating polynomial and rational function approximations
    Download  arith.cs.ucla.edu
    In this paper we extend the domain of applicability of the E-method [7, 8], as a hardware-oriented method for evaluating elementary functions using polynomial and rational functio...
    Nicolas Brisebarre, Sylvain Chevillard, Milos D. E...
    claim paper
    Read More »
    ASAP
    2008
    IEEE
    119views Hardware» more  ASAP 2008»
    An FPGA architecture for CABAC decoding in manycore systems
    14 years 1 months ago
    An FPGA architecture for CABAC decoding in manycore systems
    Download  www.ac.usc.es
    Arithmetic coding is an efficient entropy compression method that achieves results close to the entropy limit and it is used in modern standards such as JPEG-2000 and H.264. Arith...
    Roberto R. Osorio, Javier D. Bruguera
    claim paper
    Read More »
    ASAP
    2008
    IEEE
    120views Hardware» more  ASAP 2008»
    Lightweight DMA management mechanisms for multiprocessors on FPGA
    14 years 1 months ago
    Lightweight DMA management mechanisms for multiprocessors on FPGA
    Download  home.dei.polimi.it
    This paper presents a multiprocessor system on FPGA that adopts Direct Memory Access (DMA) mechanisms to move data between the external memory and the local memory of each process...
    Antonino Tumeo, Matteo Monchiero, Gianluca Palermo...
    claim paper
    Read More »
    ASAP
    2008
    IEEE
    161views Hardware» more  ASAP 2008»
    Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards
    14 years 1 months ago
    Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards
    Download  www.ece.rice.edu
    In this paper, we propose a novel multi-code turbo decoder architecture for 4G wireless systems. To support various 4G standards, a configurable multi-mode MAP (maximum a posterio...
    Yang Sun, Yuming Zhu, Manish Goel, Joseph R. Caval...
    claim paper
    Read More »
    ASAP
    2008
    IEEE
    117views Hardware» more  ASAP 2008»
    Reconfigurable acceleration of microphone array algorithms for speech enhancement
    14 years 1 months ago
    Reconfigurable acceleration of microphone array algorithms for speech enhancement
    Download  www.doc.ic.ac.uk
    Microphone arrays play an important role in noise reduction and speech enhancement. Their algorithms are based on beamforming, which reduces the level of localized and ambient noi...
    Ka Fai Cedric Yiu, Chun Hok Ho, Nedelko Grbic, Yao...
    claim paper
    Read More »
    ARC
    2008
    Springer
    99views Hardware» more  ARC 2008»
    Accelerating Speculative Execution in High-Level Synthesis with Cancel Tokens
    14 years 1 months ago
    Accelerating Speculative Execution in High-Level Synthesis with Cancel Tokens
    Download  www.eis.cs.tu-bs.de
    We present an improved method for scheduling speculative data paths which relies on cancel tokens to undo computations in misspeculated paths. Performancewise, this method is consi...
    Hagen Gädke, Andreas Koch
    claim paper
    Read More »
    ARC
    2008
    Springer
    95views Hardware» more  ARC 2008»
    The Instruction-Set Extension Problem: A Survey
    14 years 1 months ago
    The Instruction-Set Extension Problem: A Survey
    Download  ce.et.tudelft.nl
    Over the last years, we have witnessed the increased use of Application-Specific Instruction-Set Processors (ASIPs). These ASIPs are processors that have a customizable instruction...
    Carlo Galuzzi, Koen Bertels
    claim paper
    Read More »
    ARC
    2008
    Springer
    155views Hardware» more  ARC 2008»
    Run-time Adaptable Architectures for Heterogeneous Behavior Embedded Systems
    14 years 1 months ago
    Run-time Adaptable Architectures for Heterogeneous Behavior Embedded Systems
    Download  ce.et.tudelft.nl
    As embedded applications are getting more complex, they are also demanding highly diverse computational capabilities. The majority of all previously proposed reconfigurable archite...
    Antonio Carlos Schneider Beck, Mateus B. Rutzig, G...
    claim paper
    Read More »
    ARC
    2008
    Springer
    99views Hardware» more  ARC 2008»
    Physical Design of FPGA Interconnect to Prevent Information Leakage
    14 years 1 months ago
    Physical Design of FPGA Interconnect to Prevent Information Leakage
    Download  www.tsi.enst.fr
    Sumanta Chaudhuri, Sylvain Guilley, Philippe Hoogv...
    claim paper
    Read More »
    « first‹ previous…267268269270271272273274275…next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.