Sciweavers

MICRO
2002
IEEE
104views Hardware» more  MICRO 2002»
14 years 5 months ago
Compiling for instruction cache performance on a multithreaded architecture
Instruction cache aware compilation seeks to lay out a program in memory in such a way that cache conflicts between procedures are minimized. It does this through profile-driven...
Rakesh Kumar, Dean M. Tullsen