Sciweavers

ECBS
2010
IEEE
192views Hardware» more  ECBS 2010»
14 years 4 months ago
Database Descriptors: Laying the Path to Commodity Web Data Services
Rodrigo Dias Arruda Senra, Claudia Bauzer Medeiros
ECBS
2010
IEEE
194views Hardware» more  ECBS 2010»
14 years 4 months ago
Component-Based Architecture for e-Gov Web Systems Development
—In spite of the wide coverage of Internet and the need for Web systems to support various governmental tasks, the Brazilian state of Mato Grosso do Sul (Central West region) did...
Camilo Carromeu, Débora Maria Barroso Paiva...
ECBS
2010
IEEE
224views Hardware» more  ECBS 2010»
14 years 4 months ago
Timed Automata Model for Component-Based Real-Time Systems
—One of the key challenges in modern real-time embedded systems is safe composition of different software components. Formal verification techniques provide the means for design...
Georgiana Macariu, Vladimir Cretu
FPGA
2010
ACM
227views FPGA» more  FPGA 2010»
14 years 6 months ago
On-line sensing for healthier FPGA systems
Electronic systems increasingly suffer from component variation, thermal hotspots, uneven wearout, and other subtle physical phenomena. Systems based on FPGAs have unique opportun...
Kenneth M. Zick, John P. Hayes
FPGA
2010
ACM
359views FPGA» more  FPGA 2010»
14 years 6 months ago
Towards scalable placement for FPGAs
Placement based on simulated annealing is in dominant use in the FPGA community due to its superior quality of result (QoR). However, given the progression of FPGA device capacity...
Huimin Bian, Andrew C. Ling, Alexander Choong, Jia...
FPGA
2010
ACM
276views FPGA» more  FPGA 2010»
14 years 6 months ago
Accelerating Monte Carlo based SSTA using FPGA
Monte Carlo based SSTA serves as the golden standard against alternative SSTA algorithms, but it is seldom used in practice due to its high computation time. In this paper, we acc...
Jason Cong, Karthik Gururaj, Wei Jiang, Bin Liu, K...
FPGA
2010
ACM
243views FPGA» more  FPGA 2010»
14 years 6 months ago
Bit-level optimization for high-level synthesis and FPGA-based acceleration
d hardware design from behavior-level abstraction has drawn wide interest in FPGA-based acceleration and configurable computing research field. However, for many high-level progra...
Jiyu Zhang, Zhiru Zhang, Sheng Zhou, Mingxing Tan,...
FPGA
2010
ACM
209views FPGA» more  FPGA 2010»
14 years 6 months ago
FPGA power reduction by guarded evaluation
Guarded evaluation is a power reduction technique that involves identifying sub-circuits (within a larger circuit) whose inputs can be held constant (guarded) at specific times d...
Chirag Ravishankar, Jason Helge Anderson
FPGA
2010
ACM
250views FPGA» more  FPGA 2010»
14 years 6 months ago
Variation-aware placement for FPGAs with multi-cycle statistical timing analysis
Deep submicron processes have allowed FPGAs to grow in complexity and speed. However, such technology scaling has caused FPGAs to become more susceptible to the effects of process...
Gregory Lucas, Chen Dong, Deming Chen
FPGA
2010
ACM
173views FPGA» more  FPGA 2010»
14 years 6 months ago
Global delay optimization using structural choices
Alan Mishchenko, Robert K. Brayton, Stephen Jang