Sciweavers

    ISPD
    2012
    ACM
    283views Hardware» more  ISPD 2012»
    Low-power gated bus synthesis for 3d ic via rectilinear shortest-path steiner graph
    12 years 8 months ago
    Low-power gated bus synthesis for 3d ic via rectilinear shortest-path steiner graph
    Download  vlsicad.ucsd.edu
    In this paper, we propose a new approach for gated bus synthesis [16] with minimum wire capacitance per transaction in three-dimensional (3D) ICs. The 3D IC technology connects di...
    Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, Shih-H...
    claim paper
    Read More »
    ASPDAC
    2012
    ACM
    279views Hardware» more  ASPDAC 2012»
    Block-level 3D IC design with through-silicon-via planning
    12 years 8 months ago
    Block-level 3D IC design with through-silicon-via planning
    Download  www.gtcad.gatech.edu
    — Since re-designing and re-optimizing existing logic, memory, and IP blocks in a 3D fashion significantly increases design cost, nearterm three-dimensional integrated circuit (...
    Dae Hyun Kim, Rasit Onur Topaloglu, Sung Kyu Lim
    claim paper
    Read More »
    ASPDAC
    2012
    ACM
    334views Hardware» more  ASPDAC 2012»
    GreenDroid: An architecture for the Dark Silicon Age
    12 years 8 months ago
    GreenDroid: An architecture for the Dark Silicon Age
    Download  cseweb.ucsd.edu
    — The Dark Silicon Age kicked off with the transition to multicore and will be characterized by a wild chase for seemingly ever-more insane architectural designs. At the heart o...
    Nathan Goulding-Hotta, Jack Sampson, Qiaoshi Zheng...
    claim paper
    Read More »
    ASPDAC
    2012
    ACM
    241views Hardware» more  ASPDAC 2012»
    Post-fabrication reconfiguration for power-optimized tuning of optically connected multi-core systems
    12 years 8 months ago
    Post-fabrication reconfiguration for power-optimized tuning of optically connected multi-core systems
    Download  cadlab.ece.ucsb.edu
    Abstract— Integrating optical interconnects into the nextgeneration multi-/many-core architecture has been considered a viable solution to addressing the limitations in throughpu...
    Yan Zheng, Peter Lisherness, Saeed Shamshiri, Amir...
    claim paper
    Read More »
    ASPDAC
    2012
    ACM
    281views Hardware» more  ASPDAC 2012»
    Abstract system-level models for early performance and power exploration
    12 years 8 months ago
    Abstract system-level models for early performance and power exploration
    Download  users.ece.utexas.edu
    Andreas Gerstlauer, Suhas Chakravarty, Manan Kathu...
    claim paper
    Read More »
    ASPDAC
    2012
    ACM
    253views Hardware» more  ASPDAC 2012»
    An integrated and automated memory optimization flow for FPGA behavioral synthesis
    12 years 8 months ago
    An integrated and automated memory optimization flow for FPGA behavioral synthesis
    Download  cadlab.cs.ucla.edu
    Behavioral synthesis tools have made significant progress in compiling high-level programs into register-transfer level (RTL) specifications. But manually rewriting code is still ...
    Yuxin Wang, Peng Zhang, Xu Cheng, Jason Cong
    claim paper
    Read More »
    ASPDAC
    2012
    ACM
    290views Hardware» more  ASPDAC 2012»
    CODA: A concurrent online delay measurement architecture for critical paths
    12 years 8 months ago
    CODA: A concurrent online delay measurement architecture for critical paths
    Download  www.cse.cuhk.edu.hk
    With technology scaling, integrated circuits behave more unpredictably due to process variation, environmental changes and aging effects. Various variation-aware and adaptive desi...
    Yubin Zhang, Haile Yu, Qiang Xu
    claim paper
    Read More »
    ASPDAC
    2012
    ACM
    241views Hardware» more  ASPDAC 2012»
    On error modeling of electrical bugs for post-silicon timing validation
    12 years 8 months ago
    On error modeling of electrical bugs for post-silicon timing validation
    Download  cadlab.ece.ucsb.edu
    —There is great demand for an accurate and scalable metric to evaluate the functional stimuli, testbench checkers, and DfD (Design-for-Debug) structures used in post-silicon timi...
    Ming Gao, Peter Lisherness, Kwang-Ting Cheng, Jing...
    claim paper
    Read More »
    ASPDAC
    2012
    ACM
    265views Hardware» more  ASPDAC 2012»
    Improving validation coverage metrics to account for limited observability
    12 years 8 months ago
    Improving validation coverage metrics to account for limited observability
    Download  cadlab.ece.ucsb.edu
    —In both pre-silicon and post-silicon validation, the detection of design errors requires both stimulus capable of activating the errors and checkers capable of detecting the beh...
    Peter Lisherness, Kwang-Ting Cheng
    claim paper
    Read More »
    ASPDAC
    2012
    ACM
    247views Hardware» more  ASPDAC 2012»
    Through-silicon-via-induced obstacle-aware clock tree synthesis for 3D ICs
    12 years 8 months ago
    Through-silicon-via-induced obstacle-aware clock tree synthesis for 3D ICs
    Download  www.gtcad.gatech.edu
    — In this paper, we present an obstacle-aware clock tree synthesis method for through-silicon-via (TSV)-based 3D ICs. A unique aspect of this problem lies in the fact that variou...
    Xin Zhao, Sung Kyu Lim
    claim paper
    Read More »
    « first‹ previous…333435363738394041…next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.