Sciweavers

ICCD
2000
IEEE
120views Hardware» more  ICCD 2000»
14 years 3 months ago
Equivalence Checking Combining a Structural SAT-Solver, BDDs, and Simulation
This paper presents a verification technique for functional comparison of large combinational circuits using a novel combination of known approaches. The idea is based on a tight...
Viresh Paruthi, Andreas Kuehlmann
ICCD
2000
IEEE
94views Hardware» more  ICCD 2000»
14 years 3 months ago
Synthesis and Optimization of Interface Hardware between IP's Operating at Different Clock Frequencies
In system-on-a-chip design, interfacing of Intellectual Property(IP) blocks is one of the most important issues. Since most IP’s are provided by different vendors, they have dif...
Bong-Il Park, Hoon Choi, In-Cheol Park, Chong-Min ...
ICCD
2000
IEEE
50views Hardware» more  ICCD 2000»
14 years 3 months ago
Output Prediction Logic: A High-Performance CMOS Design Technique
Larry McMurchie, Su Kio, Gin Yee, Tyler Thorp, Car...
ICCD
2000
IEEE
94views Hardware» more  ICCD 2000»
14 years 3 months ago
A Decompression Architecture for Low Power Embedded Systems
Haris Lekatsas, Jörg Henkel, Wayne Wolf
ICCD
2000
IEEE
96views Hardware» more  ICCD 2000»
14 years 3 months ago
AMULET3: A 100 MIPS Asynchronous Embedded Processor
AMULET3 is a 32-bit asynchronous processor core that is fully instruction set compatible with the clocked ARM cores. It represents the culmination of ten years of research and dev...
Stephen B. Furber, David A. Edwards, Jim D. Garsid...
ICCD
2000
IEEE
88views Hardware» more  ICCD 2000»
14 years 8 months ago
Dynamic Flip-Flop with Improved Power
An improved design of a dynamic Flip-Flop is presented. Proposed design overcomes the problem of the glitch at the output and improves Power-Delay Product for about 10%, while pre...
Nikola Nedovic, Vojin G. Oklobdzija
ICCD
2000
IEEE
99views Hardware» more  ICCD 2000»
14 years 8 months ago
Self-Calibrating Clocks for Globally Asynchronous Locally Synchronous Systems
We present a local clocking mechanism based on a tunable delay line which calibrates itself from a low frequency global clock. After initial tuning, the local clock remains calibr...
Simon W. Moore, George S. Taylor, Paul A. Cunningh...
ICCD
2000
IEEE
94views Hardware» more  ICCD 2000»
14 years 8 months ago
A Selective Temporal and Aggressive Spatial Cache System Based on Time Interval
This research proposes a new cache system that can increase the effect by temporal and spatial locality by using only simple hardware control without any locality detection hardwa...
Jung-Hoon Lee, Jang-Soo Lee, Shin-Dug Kim
ICCD
2000
IEEE
79views Hardware» more  ICCD 2000»
14 years 8 months ago
Efficient Logic Optimization Using Regularity Extraction
This paper presents a new method to extract functionally equivalent structures from logic netlists. It uses a fast functional regularity extraction algorithm based on structural e...
Thomas Kutzschebauch
ICCD
2000
IEEE
124views Hardware» more  ICCD 2000»
14 years 8 months ago
Processors for Mobile Applications
: Mobile processors form a large and very fast growing segment of semiconductor market. Although they are used in a great variety of embedded systems such as personal digital organ...
Farinaz Koushanfar, Miodrag Potkonjak, Vandana Pra...