Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
17
click to vote
ISCA
2005
IEEE
favorite
Email
discuss
report
81
views
Hardware
»
more
ISCA 2005
»
Improving Program Efficiency by Packing Instructions into Registers
14 years 2 months ago
Download
pages.cs.wisc.edu
Stephen Hines, Joshua Green, Gary S. Tyson, David
Real-time Traffic
Hardware
|
ISCA 2005
|
claim paper
Related Content
»
Addressing instruction fetch bottlenecks by using an instruction register file
»
Adapting compilation techniques to enhance the packing of instructions into registers
»
Efficient Selection of Vector Instructions Using Dynamic Programming
»
A postcompilation register reassignment technique for improving hamming distance code comp...
»
Subword Permutation Instructions for TwoDimensional Multimedia Processing in MicroSIMD Arc...
»
Architectural Enhancements for Fast Subword Permutations with Repetitions in Cryptographic...
»
Utilizing custom registers in applicationspecific instruction set processors for register ...
»
Bitwidth aware global register allocation
»
Integrated instruction selection and register allocation for compact code generation explo...
more »
Post Info
More Details (n/a)
Added
25 Jun 2010
Updated
25 Jun 2010
Type
Conference
Year
2005
Where
ISCA
Authors
Stephen Hines, Joshua Green, Gary S. Tyson, David B. Whalley
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision