Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

24

IOLTS
2002
IEEE

favoriteEmaildiscussreport

115views Hardware» more IOLTS 2002»

Analysis of SEU Effects in a Pipelined Processor

14 years 4 months ago

Analysis of SEU Effects in a Pipelined Processor

Download www.cercom.polito.it

Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo

Real-time Traffic

Hardware | IOLTS 2002 |

claim paper

Related Content

» Embedded Processor Based Fault Injection and SEU Emulation for FPGAs

» Merging State and Preserving Timing Anomalies in Pipelines of HighEnd Processors

» Modeling outoforder processors for WCET analysis

» Optimal periodic testing of intermittent faults in embedded pipelined processor applicatio...

» An analysis of the effects of miss clustering on the cost of a cache miss

» ComplexityEffective Superscalar Processors

» An AssemblyLevel ExecutionTime Model for Pipelined Architectures

» An Indepth and Blackbox Characterization of the Effects of Clock Glitches on 8bit MCUs

» Pipelining Tradeoffs of Massively Parallel SuperCISC Hardware Functions

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	IOLTS
Authors	Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante

Comments (0)