Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

31

DATE
2000
IEEE

favoriteEmaildiscussreport

111views Hardware» more DATE 2000»

Static Timing Analysis Taking Crosstalk into Account

14 years 3 months ago

Static Timing Analysis Taking Crosstalk into Account

Download www.date-conference.com

Capacitance coupling can have a significant impact on gate delay in today's deep submicron circuits. In this paper we present a static timing analysis tool that calculates the longest path of synchronous circuits taking the impact of crosstalk on gate delays into account. We show that passive modeling of the coupling capacitance can significantly underestimate the delay and that an assumption of permanent worst-case coupling unnecessarily overestimates it. Our method is validated by comparison to Spice simulations.

Matthias Ringe, Thomas Lindenkreuz, Erich Barke

Real-time Traffic

Capacitance Coupling | DATE 2000 | Deep Submicron Circuits | Gate Delays | Hardware |

claim paper

Related Content

» Worstcase circuit delay taking into account power supply variations

» Analysis reduction and avoidance of crosstalk on VLSI chips

» Static Analysis of RunTime Errors in Embedded Critical Parallel C Programs

» Capturing crosstalkinduced waveform for accurate static timing analysis

» Accurate and Efficient Static Timing Analysis with Crosstalk

» Efficient Generation of Delay Change Curves for NoiseAware Static Timing Analysis

» Path Delay Test Generation for Domino Logic Circuits in the Presence of Crosstalk

» An empirical study of crosstalk in VDSM technologies

» SACI statistical static timing analysis of coupled interconnects

Post Info
More Details (n/a)

Added	30 Jul 2010
Updated	30 Jul 2010
Type	Conference
Year	2000
Where	DATE
Authors	Matthias Ringe, Thomas Lindenkreuz, Erich Barke

Comments (0)