Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

72

ISLPED
1999
ACM

72views Hardware» more ISLPED 1999»

The design of a low energy FPGA

15 years 8 months ago

The design of a low energy FPGA

Download bwrc.eecs.berkeley.edu

George Varghese, Hui Zhang, Jan M. Rabaey

Real-time Traffic

Hardware | ISLPED 1999 |

claim paper

Related Content

» A LowEnergy FPGA Architecture Design and SoftwareSupported Design Flow

» Power modeling and architecture evaluation for FPGA with novel circuits for Vdd programmab...

» FPGA global routing architecture optimization using a multicommodity flow approach

» A Methodology for Energy Efficient FPGA Designs Using Malleable Algorithms

» VoltageFrequency Island Partitioning for GALSbased NetworksonChip

» On the Interaction Between PowerAware FPGA CAD Algorithms

» Energyefficient FPGA interconnect design

» Designing for Xilinx XC6200 FPGAs

» Designing Heterogeneous FPGAs with Multiple SBs

Post Info
More Details (n/a)

Added	03 Aug 2010
Updated	03 Aug 2010
Type	Conference
Year	1999
Where	ISLPED
Authors	George Varghese, Hui Zhang, Jan M. Rabaey

Comments (0)