Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

22

ASPDAC
2007
ACM

favoriteEmaildiscussreport

101views Hardware» more ASPDAC 2007»

Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies

14 years 2 months ago

Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies

Download www.aspdac.com

Zhangcai Huang, Hong Yu, Atsushi Kurokawa, Yasuaki

Real-time Traffic

ASPDAC 2007 | Hardware |

claim paper

Related Content

» Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologie...

» Nanometer MOSFET effects on the minimumenergy point of 45nm subthreshold logic

» CMOS gate modeling based on equivalent inverter

» Leakage Minimization Technique for Nanoscale CMOS VLSI

» Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic

» Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay ...

» An electrothermallyaware fullchip substrate temperature gradient evaluation methodology fo...

» Figures of Merit to Characterize the Importance of OnChip Inductance

Post Info
More Details (n/a)

Added	12 Aug 2010
Updated	12 Aug 2010
Type	Conference
Year	2007
Where	ASPDAC
Authors	Zhangcai Huang, Hong Yu, Atsushi Kurokawa, Yasuaki Inoue

Comments (0)