Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

36

ICCD
1997
IEEE

favoriteEmaildiscussreport

91views Hardware» more ICCD 1997»

Power Compiler: A Gate-Level Power Optimization and Synthesis System

14 years 2 months ago

Power Compiler: A Gate-Level Power Optimization and Synthesis System

Download www.cs.berkeley.edu

Benjamin Chen, Ivailo Nedelchev

Real-time Traffic

Hardware | ICCD 1997 |

claim paper

Related Content

» RTL Power Optimization with GateLevel Accuracy

» Lowpower highlevel synthesis for FPGA architectures

» Power analysis of embedded software a first step towards software power minimization

» LOPASS A LowPower Architectural Synthesis System for FPGAs With Interconnect Estimation an...

» Instruction level power model of microcontrollers

» Distributed sleep transistor network for power reduction

» Optimized software synthesis for synchronous dataflow

» The Effect of Compiler Optimizations on Pentium 4 Power Consumption

» Influence of compiler optimizations on system power

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	1997
Where	ICCD
Authors	Benjamin Chen, Ivailo Nedelchev

Comments (0)