Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

28

DAC
2005
ACM

favoriteEmaildiscussreport

96views Computer Architecture» more DAC 2005»

SEU tolerant device, circuit and processor design

14 years 25 days ago

SEU tolerant device, circuit and processor design

Download www.cecs.uci.edu

William Heidergott

Real-time Traffic

Computer Architecture | DAC 2005 |

claim paper

Related Content

» A Portable and FaultTolerant Microprocessor Based on the SPARC V8 Architecture

» Improving Transient Error Tolerance of Digital VLSI Circuits Using RObustness COmpiler ROC...

» SEU Mitigation Techniques for Microprocessor Control Logic

» Formulating MITF for a Multicore Processor with SEU Tolerance

» Evaluation of NonQuasiStatic Effects during SEU in DeepSubmicron MOS Devices and Circuits

» Design of a Single Event Upset SEU Mitigation Technique for Programmable Devices

» From Massively Parallel Image Processors to FaultTolerant Nanocomputers

» The positive effect on IC yield of embedded Fault Tolerance for SEUs

» Hybrid CMOSnanoelectronic digital circuits devices architectures and design automation

Post Info
More Details (n/a)

Added	13 Oct 2010
Updated	13 Oct 2010
Type	Conference
Year	2005
Where	DAC
Authors	William Heidergott

Comments (0)