Delay-Reduced Combinational Logic Synthesis using Multiplexers

- This paper presents an approach to obtain reduced hardware and/or delay for synthesizing logic functions using multiplexers. Replication of single control line multiplexer is used as the only design unit for defining any logic function specified by minterms. An algorithm is proposed that does exhaustive branching to reduce the number of levels and/or modules required to implement any logic function. The algorithm identifies a single variable or a function at the control input of the multiplexer which leads to an implementation with reduced number of levels and/or hardware. Simulation is done upto 9 variable functions using two levels. The approach attains a reduction in delay and/or power over other implementations of functions having larger number of variables. Theoretically, the algorithm can handle completely specified functions of any number of variables.

• Type: Conference
• Year: 2006
• Where: CSREAESA
• Authors: Rekha K. James, T. K. Shahana, K. Poulose Jacob, Sreela Sasi
• Keywords: CSREAESA 2006, CSREAESA 2007, Hardware And/or Delay, Levels And/or Modules, Logic Function