Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

27

JETC
2008

favoriteEmaildiscussreport

44views more JETC 2008»

High-level interconnect model for the quantum logic array architecture

13 years 11 months ago

High-level interconnect model for the quantum logic array architecture

Download www.cs.ucsb.edu

Tzvetan S. Metodi, Darshan D. Thaker, Andrew W. Cr

Real-time Traffic

JETC 2008 |

claim paper

Related Content

» Using RewritingLogic Notation for Funcional Verification in DataStream Based Reconfigurabl...

» Algorithms for Efficient Runtime Fault Recovery on Diverse FPGA Architectures

» Reconfigurable double gate carbon nanotube field effect transistor based nanoelectronic ar...

» Implementation of BEE a realtime largescale hardware emulation engine

Post Info
More Details (n/a)

Added	13 Dec 2010
Updated	13 Dec 2010
Type	Journal
Year	2008
Where	JETC
Authors	Tzvetan S. Metodi, Darshan D. Thaker, Andrew W. Cross, Isaac L. Chuang, Frederic T. Chong

Comments (0)