Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

61

JISE
2007

38views more JISE 2007»

A Fast Register Scheduling Approach to the Architecture of Multiple Clocking Domains

15 years 3 months ago

A Fast Register Scheduling Approach to the Architecture of Multiple Clocking Domains

Download www.iis.sinica.edu.tw

Shih-Hsu Huang, Chia-Ming Chang, Yow-Tyng Nieh

Real-time Traffic

JISE 2007 |

claim paper

Related Content

» Static scheduling of multidomain circuits for fast functional verification

» Voltage and Frequency Control With Adaptive Reaction Time in MultipleClockDomain Processor...

» Leakage poweraware clock skew scheduling converting stolen time into leakage power reducti...

» Architecturelevel synthesis for automatic interconnect pipelining

» Datapath Design for a VLIW Video Signal Processor

» A TransformationBased Approach for Storage Optimization

» TotalProf a fast and accurate retargetable source code profiler

» Synthesis of PowerOptimized and AreaOptimized Circuits from Hierarchical Behavioral Descri...

Post Info
More Details (n/a)

Added	15 Dec 2010
Updated	15 Dec 2010
Type	Journal
Year	2007
Where	JISE
Authors	Shih-Hsu Huang, Chia-Ming Chang, Yow-Tyng Nieh

Comments (0)