Asynchronous circuit design on reconfigurable devices

This paper presents the design of asynchronous circuits on synchronous FPGAs and CPLDs. Different design styles have been investigated through the implementation of dual-rail full adders and ripple carry adders, as well as self-timed ring based applications. The comparison analysis has been carried out by prototyping the circuits on standard programmable logic devices, and using the development tools provided by vendors. Although the feasibility of asynchronous circuits has been demonstrated in such devices, the experimental results clearly show the inefficiency of such a kind of digital system implementation. This is mainly due to the architecture characteristics of the programmable devices and the logic synthesis realized by the development environments. Remarks and suggestions are derived from this study for a new FPGA architecture devoted to asynchronous design. Categories and Subject Descriptors B.6.1 [Logic Design]: Design Styles – combinational logic, logic arrays, sequential...

• Type: Conference
• Year: 2006
• Where: SBCCI
• Authors: R. U. R. Mocho, G. H. Sartori, Renato P. Ribas, André Inácio Reis
• Keywords: Asynchronous Circuits, Design Styles, Programmable Logic Devices, SBCCI 2006