Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

89

Voted

ICCAD
1999
IEEE

93views Hardware» more ICCAD 1999»

Interconnect parasitic extraction in the digital IC design methodology

15 years 9 months ago

Interconnect parasitic extraction in the digital IC design methodology

Download www.cisl.columbia.edu

Mattan Kamon, Steve McCormick, Ken Sheperd

Real-time Traffic

Hardware | ICCAD 1999 |

claim paper

Related Content

» A New Methodology for Interconnect Parasitics Extraction Considering PhotoLithography Effe...

» Efficient Techniques for Modeling ChipLevel Interconnect Substrate and Package Parasitics

» Use of Sensitivities and Generalized Substrate Models in MixedSignal IC Design

» MEMS Design And Verification

» Onchip inductance cons and pros

» IC Analyses Including Extracted Inductance Models

» Design Methodologies and Architecture Solutions for HighPerformance Interconnects

» Compact modelling of ThroughSilicon Vias TSVs in threedimensional 3D integrated circuits

» Throughputdriven IC communication fabric synthesis

Post Info
More Details (n/a)

Added	03 Aug 2010
Updated	03 Aug 2010
Type	Conference
Year	1999
Where	ICCAD
Authors	Mattan Kamon, Steve McCormick, Ken Sheperd

Comments (0)