Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

27

MICRO
2008
IEEE

favoriteEmaildiscussreport

194views Hardware» more MICRO 2008»

Mini-rank: Adaptive DRAM architecture for improving memory power efficiency

14 years 5 months ago

Mini-rank: Adaptive DRAM architecture for improving memory power efficiency

Download home.eng.iastate.edu

Hongzhong Zheng, Jiang Lin, Zhao Zhang, Eugene Gor

Real-time Traffic

Hardware | MICRO 2008 |

claim paper

Related Content

» A comprehensive approach to DRAM power management

» Software thermal management of dram memory for multicore systems

» Using PCM in Nextgeneration Embedded Space Applications

» Selfoptimization of PerformanceperWatt for Interleaved Memory Systems

» CAMP fast and efficient IP lookup architecture

» Code compression for low power embedded system design

» An Architecture for Motion Estimation in the Transform Domain

Post Info
More Details (n/a)

Added	31 May 2010
Updated	31 May 2010
Type	Conference
Year	2008
Where	MICRO
Authors	Hongzhong Zheng, Jiang Lin, Zhao Zhang, Eugene Gorbatov, Howard David, Zhichun Zhu

Comments (0)