This paper presents a BIST technique that allows the synchronization of multiple scan chains clocked at different frequencies. The technique is used to improve performance testing of scannable circuits. A few new design rules and small modifications to the existing ATPG were necessary to implementthe technique.
Benoit Nadeau-Dostie, Dwayne Burek, Abu S. M. Hass