Static Timing Analysis Taking Crosstalk into Account

Capacitance coupling can have a significant impact on gate delay in today's deep submicron circuits. In this paper we present a static timing analysis tool that calculates the longest path of synchronous circuits taking the impact of crosstalk on gate delays into account. We show that passive modeling of the coupling capacitance can significantly underestimate the delay and that an assumption of permanent worst-case coupling unnecessarily overestimates it. Our method is validated by comparison to Spice simulations.

• Type: Conference
• Year: 2000
• Where: DATE
• Authors: Matthias Ringe, Thomas Lindenkreuz, Erich Barke
• Keywords: Capacitance Coupling, DATE 2000, Deep Submicron Circuits, Gate Delays, Hardware