Statistical Delay Modeling in Logic Design and Synthesis

Manufacturing disturbances are inevitable in the fabrication of integrated circuits. These disturbances will result in variations in the delay specications of manufactured circuits. In order to capture the impact of these variations on the delay behavior of these circuits we propose a pair of statistical delay models for use inlogicdesign. These models abstract the real variations from the process level and can be used for statistical delay analysis and optimization in logic design and synthesis while oering an eciency vs. accuracy tradeo.

• Type: Conference
• Year: 1994
• Where: DAC
• Authors: Horng-Fei Jyu, Sharad Malik
• Keywords: Computer Architecture, DAC 1994, Delay Speci Cations, Statistical Delay, Statistical Delay Models