Sciweavers

VLSID
1994
IEEE
108views VLSI» more  VLSID 1994»
14 years 1 months ago
A New Genetic Algorithm for the Channel Routing Problem
Jens Lienig, Krishnaiyan Thulasiraman
VLSID
1994
IEEE
151views VLSI» more  VLSID 1994»
14 years 1 months ago
A CORDIC Based Programmable DXT Processor Array
A CORDIC based processor array which can be programmed by switch settings to compute the Discrete Hariley, Cosine or Sine lhnsforms or their inverses is described. Through a novel...
V. K. Anuradha, V. Visvanathan
VLSID
1994
IEEE
103views VLSI» more  VLSID 1994»
14 years 1 months ago
GLOVE: A Graph-Based Layout Verifier
Cyrus Bamji, Jonathan Allen
DFT
1994
IEEE
121views VLSI» more  DFT 1994»
14 years 1 months ago
Reconfiguration in 3D Meshes
The 1: track model for fault tolerant 2 0 processor arrays is extended to 30 mesh architectures. Non-intersecting, continuous, straight and non-near miss compensation paths are co...
Anuj Chandra, Rami G. Melhem
VLSID
1994
IEEE
124views VLSI» more  VLSID 1994»
14 years 1 months ago
ILP-Based Scheduling with Time and Resource Constraints in High Level Synthesis
In this paper, we present a formal analysis of the constraints of the scheduling problem, and evaluate the structure of the scheduling polytope described by those constraints. Pol...
Samit Chaudhuri, Robert A. Walker
VLSI
Top of PageReset Settings