VLSID
14 years 1 months ago
1994 IEEE VLSID
14 years 1 months ago
1994 IEEE
A CORDIC based processor array which can be programmed by switch settings to compute the Discrete Hariley, Cosine or Sine lhnsforms or their inverses is described. Through a novel...
VLSID
14 years 1 months ago
1994 IEEE DFT
14 years 1 months ago
1994 IEEE
The 1: track model for fault tolerant 2 0 processor arrays is extended to 30 mesh architectures. Non-intersecting, continuous, straight and non-near miss compensation paths are co...
VLSID
14 years 1 months ago
1994 IEEE
In this paper, we present a formal analysis of the constraints of the scheduling problem, and evaluate the structure of the scheduling polytope described by those constraints. Pol...
|