Sciweavers

29 search results - page 3 / 6
» A Design of Analog C-Matrix Circuits Used for Signal Data Pr...
Sort
View
ICASSP
2010
IEEE
13 years 7 months ago
Oversampling transmit and receive antenna arrays
A dense antenna array architecture is developed to ease the circuit requirements of the radio frequency (RF) front-end in beamforming applications. In the architecture, antennas a...
Chen-Pang Yeang, Gregory W. Wornell, Lizhong Zheng
ICCD
1995
IEEE
51views Hardware» more  ICCD 1995»
13 years 11 months ago
Implementing a STARI chip
STARI is a high-speed signaling technique that uses both synchronous and self-timed circuits. To demonstrate STARI, a chip has been fabricated using the MOSIS 2 CMOS process. In a...
Mark R. Greenstreet
ICCAD
1997
IEEE
137views Hardware» more  ICCAD 1997»
13 years 11 months ago
Optimization techniques for high-performance digital circuits
The relentless push for high performance in custom digital circuits has led to renewed emphasis on circuit optimization or tuning. The parameters of the optimization are typically...
Chandramouli Visweswariah
ICCAD
2001
IEEE
100views Hardware» more  ICCAD 2001»
14 years 4 months ago
Coupled Analysis of Electromigration Reliability and Performance in ULSI Signal Nets
In deep submicron VLSI circuits, interconnect reliability due to electromigration and thermal effects is fast becoming a serious design issue particularly for long signal lines. T...
Kaustav Banerjee, Amit Mehrotra
DFT
2005
IEEE
178views VLSI» more  DFT 2005»
14 years 27 days ago
Inter-Plane Via Defect Detection Using the Sensor Plane in 3-D Heterogeneous Sensor Systems
Defect and fault tolerance is being studied in a 3D Heterogeneous Sensor using a stacked chip with sensors located on the top plane, and inter-plane vias connecting these to other...
Glenn H. Chapman, Vijay K. Jain, Shekhar Bhansali