Sciweavers

39 search results - page 4 / 8
» A Formal Verification Environment for Railway Signaling Syst...
Sort
View
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
13 years 12 months ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
AMCS
2011
341views Mathematics» more  AMCS 2011»
13 years 2 months ago
FSP and FLTL framework for specification and verification of middle-agents
Agents are a useful abstraction frequently employed as a basic building block in modeling service, information and resource sharing in global environments. The connecting of reques...
Amelia Badica, Costin Badica
JUCS
2010
162views more  JUCS 2010»
13 years 1 months ago
UML Behavior Models of Real-Time Embedded Software for Model-Driven Architecture
Abstract: Model-Driven Architecture (MDA) presents a set of layered models to separate design concerns from platform concerns. The model executability for each model element is sti...
Jin Hyun Kim, Jin-Young Choi, Inhye Kang, Insup Le...
ENTCS
2008
118views more  ENTCS 2008»
13 years 7 months ago
The STSLib Project: Towards a Formal Component Model Based on STS
We present the current state of our STSLib project. This project aims at defining an environment to formally specify and execute software components. One important feature is that...
Fabrício Fernandes, Jean-Claude Royer
DAC
2002
ACM
14 years 8 months ago
High-Level specification and automatic generation of IP interface monitors
A central problem in functional verification is to check that a circuit block is producing correct outputs while enforcing that the environment is providing legal inputs. To attac...
Marcio T. Oliveira, Alan J. Hu