Sciweavers

783 search results - page 2 / 157
» A Framework for Exploring Optimization Properties
Sort
View
ICCD
2006
IEEE
118views Hardware» more  ICCD 2006»
14 years 4 months ago
A System-level Network-on-Chip Simulation Framework Integrated with Low-level Analytical Models
—This paper presents a system-level Network-on-Chip modeling framework that integrates transaction-level model and analytical wire model for design space exploration. It enables ...
Jinwen Xi, Peixin Zhong
SIPS
2006
IEEE
14 years 1 months ago
Automated Architectural Exploration for Signal Processing Algorithms
Abstract— This paper presents a design environment for efficiently generating application-specific Intellectual Property (IP) cores for system level signal processing algorithm...
Ramsey Hourani, Ravi Jenkal, W. Rhett Davis, Winse...
TVLSI
2010
13 years 2 months ago
Exploration of Heterogeneous FPGAs for Mapping Linear Projection Designs
In many applications, a reduction of the amount of the original data or a representation of the original data by a small set of variables is often required. Among many techniques, ...
Christos-Savvas Bouganis, Iosifina Pournara, Peter...
FASE
2005
Springer
14 years 1 months ago
A Framework for Counterexample Generation and Exploration
Model-checking is becoming an accepted technique for debugging hardware and software systems. Debugging is based on the “Check / Analyze / Fix” loop: check the system against a...
Marsha Chechik, Arie Gurfinkel