Sciweavers

1998 search results - page 18 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
ICECCS
2005
IEEE
86views Hardware» more  ICECCS 2005»
14 years 1 months ago
Exploiting OS-Level Mechanisms to Implement Mobile Code Security
Mobile code systems provide an infrastructure that supports autonomous mobile components, called mobile agents. The infrastructure implements services for the transfer, execution,...
Viktoria Felmetsger, Giovanni Vigna
DATE
2008
IEEE
168views Hardware» more  DATE 2008»
14 years 2 months ago
A methodology for improving software design lifecycle in embedded control systems
Control design and real-time implementation are usually performed in isolation. The effects of the computer implementation on control system performance are still evaluated on the...
Mohamed El Mongi Ben Gaid, Rémy Kocik, Yves...
ISCAS
2008
IEEE
101views Hardware» more  ISCAS 2008»
14 years 2 months ago
High-performance ASIC implementations of the 128-bit block cipher CLEFIA
— In the present paper, we introduce high-performance hardware architectures for the 128-bit block cipher CLEFIA and evaluate their ASIC performances in comparison with the ISO/I...
Takeshi Sugawara, Naofumi Homma, Takafumi Aoki, Ak...
DATE
2007
IEEE
157views Hardware» more  DATE 2007»
14 years 2 months ago
Energy evaluation of software implementations of block ciphers under memory constraints
Software implementations of modern block ciphers often require large lookup tables along with code size increasing optimizations like loop unrolling to reach peak performance on g...
Johann Großschädl, Stefan Tillich, Chri...
PODC
2011
ACM
12 years 10 months ago
On the power of hardware transactional memory to simplify memory management
Dynamic memory management is a significant source of complexity in the design and implementation of practical concurrent data structures. We study how hardware transactional memo...
Aleksandar Dragojevic, Maurice Herlihy, Yossi Lev,...