Sciweavers

1998 search results - page 193 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
ICCD
2006
IEEE
103views Hardware» more  ICCD 2006»
16 years 3 months ago
Architectural Support for Run-Time Validation of Control Flow Transfer
—Current micro-architecture blindly uses the address in the program counter to fetch and execute instructions without validating its legitimacy. Whenever this blind-folded instru...
Yixin Shi, Sean Dempsey, Gyungho Lee
ISQED
2009
IEEE
328views Hardware» more  ISQED 2009»
16 years 1 months ago
VLSI architectures of perceptual based video watermarking for real-time copyright protection
For effective digital rights management (DRM) of multimedia in the framework of embedded systems, both watermarking and cryptography are necessary. In this paper, we present a wat...
Saraju P. Mohanty, Elias Kougianos, Wei Cai, Manis...
VTS
2003
IEEE
95views Hardware» more  VTS 2003»
15 years 11 months ago
Built-In Reseeding for Serial Bist
Reseeding is used to improve fault coverage in pseudo-random testing. Most of the work done on reseeding is based on storing the seeds in an external tester. Besides its high cost...
Ahmad A. Al-Yamani, Edward J. McCluskey
ASAP
2004
IEEE
127views Hardware» more  ASAP 2004»
15 years 10 months ago
A Public-Key Cryptographic Processor for RSA and ECC
We describe a general-purpose processor architecture for accelerating public-key computations on server systems that demand high performance and flexibility to accommodate large n...
Hans Eberle, Nils Gura, Sheueling Chang Shantz, Vi...
SIGMETRICS
2002
ACM
107views Hardware» more  SIGMETRICS 2002»
15 years 5 months ago
Simple analytic modeling of software contention
Being able to model contention for software resources (e.g., a critical section or database lock) is paramount to building performance models that capture all aspects of the delay...
Daniel A. Menascé