Sciweavers

1998 search results - page 63 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
DATE
2005
IEEE
154views Hardware» more  DATE 2005»
14 years 2 months ago
Secure Embedded Processing through Hardware-Assisted Run-Time Monitoring
— Security is emerging as an important concern in embedded system design. The security of embedded systems is often compromised due to vulnerabilities in “trusted” software t...
Divya Arora, Srivaths Ravi, Anand Raghunathan, Nir...
ASPDAC
2000
ACM
95views Hardware» more  ASPDAC 2000»
14 years 1 months ago
Retargetable estimation scheme for DSP architecture selection
— Given the recent wave of innovation and diversification in digital signal processor (DSP) architecture, the need for quickly evaluating the true potential of considered archite...
Naji Ghazal, A. Richard Newton, Jan M. Rabaey
ISCAS
2005
IEEE
117views Hardware» more  ISCAS 2005»
14 years 2 months ago
Linear transform based motion compensated prediction for luminance intensity changes
A linear transform based motion compensated prediction (LTMCP) scheme is proposed in this paper to improve the efficiency of inter-frame prediction when the intensity of luminance...
Debing Liu, Yuwen He, Shipeng Li, Qingming Huang, ...
HPCA
2002
IEEE
14 years 9 months ago
Evaluation of a Multithreaded Architecture for Cellular Computing
Cyclops is a new architecture for high performance parallel computers being developed at the IBM T. J. Watson Research Center. The basic cell of this architecture is a single-chip...
Calin Cascaval, José G. Castaños, Lu...
HPCA
2006
IEEE
14 years 9 months ago
An approach for implementing efficient superscalar CISC processors
An integrated, hardware / software co-designed CISC processor is proposed and analyzed. The objectives are high performance and reduced complexity. Although the x86 ISA is targete...
Shiliang Hu, Ilhyun Kim, Mikko H. Lipasti, James E...