Sciweavers

1998 search results - page 65 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
MICRO
2007
IEEE
137views Hardware» more  MICRO 2007»
14 years 3 months ago
Implementing Signatures for Transactional Memory
Transactional Memory (TM) systems must track the read and write sets—items read and written during a transaction—to detect conflicts among concurrent transactions. Several TM...
Daniel Sanchez, Luke Yen, Mark D. Hill, Karthikeya...
TIM
2010
188views Education» more  TIM 2010»
13 years 3 months ago
An Effective Framework to Evaluate Dynamic Partial Reconfiguration in FPGA Systems
Abstract--The most popular representative devices of reconfigurable computing are the Field Programmable Gate Arrays (FPGAs). A promising feature of an FPGA is the ability to reuse...
Kyprianos Papadimitriou, Antonis Anyfantis, Aposto...
MICRO
2000
IEEE
107views Hardware» more  MICRO 2000»
14 years 20 days ago
Register integration: a simple and efficient implementation of squash reuse
Register integration (or simply integration) is a mechanism for incorporating speculative results directly into a sequential execution using data-dependence relationships. In this...
Amir Roth, Gurindar S. Sohi
SBACPAD
2004
IEEE
112views Hardware» more  SBACPAD 2004»
13 years 10 months ago
Performance Characterisation of Intra-Cluster Collective Communications
Although recent works try to improve collective communication in grid systems by separating intra and intercluster communication, the optimisation of communications focus only on ...
Luiz Angelo Barchet-Estefanel, Grégory Moun...
WCNC
2010
IEEE
14 years 1 months ago
Experiences and Lessons from Implementing a Wireless Sensor Network MAC Protocol in the Castalia Simulator
—We describe our experience from the implementation of the T-MAC protocol for wireless sensor networks in the open-source Castalia simulator. Notwithstanding the popularity of th...
Yuri Tselishchev, Athanassios Boulis, Lavy Libman