Sciweavers

63 search results - page 3 / 13
» A Heterogeneous Lightweight Multithreaded Architecture
Sort
View
IEEEPACT
2007
IEEE
14 years 4 months ago
A Flexible Heterogeneous Multi-Core Architecture
Multi-core processors naturally exploit thread-level parallelism (TLP). However, extracting instruction-level parallelism (ILP) from individual applications or threads is still a ...
Miquel Pericàs, Adrián Cristal, Fran...
CF
2006
ACM
14 years 3 months ago
Dynamic thread assignment on heterogeneous multiprocessor architectures
In a multi-programmed computing environment, threads of execution exhibit different runtime characteristics and hardware resource requirements. Not only do the behaviors of distin...
Michela Becchi, Patrick Crowley
MICRO
2007
IEEE
168views Hardware» more  MICRO 2007»
14 years 4 months ago
Global Multi-Threaded Instruction Scheduling
Recently, the microprocessor industry has moved toward chip multiprocessor (CMP) designs as a means of utilizing the increasing transistor counts in the face of physical and micro...
Guilherme Ottoni, David I. August
HPCC
2005
Springer
14 years 3 months ago
A Lightweight Platform for Integration of Mobile Devices into Pervasive Grids
For future generation Grids to be truly pervasive we need to allow for the integration of mobile devices, in order to leverage available resources and broaden the range of supplie...
Stavros Isaiadis, Vladimir Getov
CASES
2008
ACM
13 years 11 months ago
A light-weight cache-based fault detection and checkpointing scheme for MPSoCs enabling relaxed execution synchronization
While technology advances have made MPSoCs a standard architecture for embedded systems, their applicability is increasingly being challenged by dramatic increases in the amount o...
Chengmo Yang, Alex Orailoglu