Sciweavers

516 search results - page 5 / 104
» A Model for Timing Errors in Processors with Parameter Varia...
Sort
View
ICCAD
2001
IEEE
106views Hardware» more  ICCAD 2001»
14 years 4 months ago
Model Reduction of Variable-Geometry Interconnects using Variational Spectrally-Weighted Balanced Truncation
- This paper presents a spectrally-weighted balanced truncation technique for RLC interconnects, a technique needed when the interconnect circuit parameters change as a result of v...
Payam Heydari, Massoud Pedram
DATE
2010
IEEE
178views Hardware» more  DATE 2010»
14 years 15 days ago
Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability
—With every process generation, the problem of variability in physical parameters and environmental conditions poses a great challenge to the design of fast and reliable circuits...
Shrikanth Ganapathy, Ramon Canal, Antonio Gonz&aac...
MICRO
2009
IEEE
120views Hardware» more  MICRO 2009»
14 years 2 months ago
Tribeca: design for PVT variations with local recovery and fine-grained adaptation
With continued advances in CMOS technology, parameter variations are emerging as a major design challenge. Irregularities during the fabrication of a microprocessor and variations...
Meeta Sharma Gupta, Jude A. Rivers, Pradip Bose, G...
CSL
2007
Springer
13 years 7 months ago
Discriminative semi-parametric trajectory model for speech recognition
Hidden Markov Models (HMMs) are the most commonly used acoustic model for speech recognition. In HMMs, the probability of successive observations is assumed independent given the ...
K. C. Sim, M. J. F. Gales
MICRO
2003
IEEE
166views Hardware» more  MICRO 2003»
14 years 20 days ago
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
With increasing clock frequencies and silicon integration, power aware computing has become a critical concern in the design of embedded processors and systems-on-chip. One of the...
Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pa...