Sciweavers

982 search results - page 24 / 197
» A Multiprocessor Communication Architecture For High Speed N...
Sort
View
DATE
2009
IEEE
149views Hardware» more  DATE 2009»
14 years 3 months ago
High level H.264/AVC video encoder parallelization for multiprocessor implementation
— H.264/AVC (Advanced Video Codec) is a new video coding standard developed by a joint effort of the ITU-TVCEG and ISO/IEC MPEG. This standard provides higher coding efficiency r...
Hajer K. Zrida, Abderrazek Jemai, Ahmed C. Ammari,...
ICNS
2007
IEEE
14 years 2 months ago
Building IP networks using Advanced Telecom Computing Architecture
The second generation of Advanced Telecom Computing Architecture (ATCA) based on PCI Industrial Computer Manufacturers Group (PICMG) specification has evolved to a live deployment...
Dharmaraja Rajan
3DIC
2009
IEEE
263views Hardware» more  3DIC 2009»
13 years 12 months ago
3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)
Abstract— Networks-on-chip (NoC) is emerging as a key onchip communication architecture for multiprocessor systemson-chip (MPSoC). In traditional electronic NoCs, high bandwidth ...
Yaoyao Ye, Lian Duan, Jiang Xu, Jin Ouyang, Mo Kwa...
IPPS
2002
IEEE
14 years 1 months ago
System-Level Analysis for MPEG-4 Decoding on a Multi-Processor Architecture
The convergence of TV and new features such as Internet and games, requires a generic media-processing platform, that enables simultaneous execution of very diverse tasks, ranging...
Egbert G. T. Jaspers, Erik B. van der Tol, Peter H...
EUROPAR
2004
Springer
14 years 1 months ago
Modular On-chip Multiprocessor for Routing Applications
Abstract. Simulation platforms for network processing still have difficulties in finding a good compromise between speed and accuracy. This makes it difficult to identify the caus...
Saifeddine Berrayana, Etienne Faure, Daniela Geniu...