Sciweavers

168 search results - page 9 / 34
» A Parameterized Architecture Model in High Level Synthesis f...
Sort
View
ICCD
2006
IEEE
128views Hardware» more  ICCD 2006»
14 years 4 months ago
Polaris: A System-Level Roadmap for On-Chip Interconnection Networks
Technology trends are driving parallel on-chip architectures in the form of multi-processor systems-on-a-chip (MPSoCs) and chip multi-processors (CMPs). In these systems the incre...
Vassos Soteriou, Noel Eisley, Hangsheng Wang, Bin ...
ICIP
1999
IEEE
14 years 9 months ago
Architecture of Embedded Video Processing in a Multimedia Chip-Set
A new chip-set for video display processing in a consumer television or set-top box is presented. Key aspect of the chip-set is a high flexibility and programmability of multi-win...
Egbert G. T. Jaspers, Peter H. N. de With
IPPS
2000
IEEE
14 years 2 hour ago
MAJC-5200: A High Performance Microprocessor for Multimedia Computing
The newly introduced Microprocessor Architecture for Java Computing MAJC supports parallelism in a hierarchy of levels: multiprocessors on chip,vertical micro threading, instruct...
Subramania Sudharsanan
ISSS
2002
IEEE
174views Hardware» more  ISSS 2002»
14 years 16 days ago
A Run-Time Word-Level Reconfigurable Coarse-Grain Functional Unit for a VLIW Processor
Nowadays, new DSP applications are offering combined and flexible multimedia and telecom services. VLIW processor architectures, which include dedicated but inflexible functional ...
Carles Rodoreda Sala, Natalino G. Busá
GRID
2000
Springer
13 years 11 months ago
Web Enabled Client-Server Model for Development Environment of Distributed Image Processing
Image processing applications (IPA) requirements can be best met by using the distributed environment. The authors had developed an environment over a network of VAX/VMS and Unix f...
Haresh S. Bhatt, V. H. Patel, Akshai K. Aggarwal