204 search results - page 33 / 41 » A Pipelined Memory Architecture for High Throughput Network ... |
VLSID
2004
IEEE
14 years 8 months ago
2004
IEEE
demanding algorithm of a video encoder. It is known that about 60% ~ 80% of the total computation time is consumed for motion estimation [1]. The second is its high impact on the v...
ICCAD
2010
IEEE
13 years 5 months ago
2010
IEEE
Abstract-- Many of us in the field of ultra-low-Vdd processors experience difficulty in assessing the sub/near threshold circuit techniques proposed by earlier papers. This paper i...
ISCA
2009
IEEE
14 years 2 months ago
2009
IEEE
In the past decade, the proliferation of mobile devices has increased at a spectacular rate. There are now more than 3.3 billion active cell phones in the world—a device that we...
SBACPAD
2008
IEEE
14 years 1 months ago
2008
IEEE
Transactional memory is emerging as a parallel programming paradigm for multi-core processors. Despite the recent interest in transactional memory, there has been no study to char...
MICRO
2009
IEEE
14 years 2 months ago
2009
IEEE
Performance and power are the first order design metrics for Network-on-Chips (NoCs) that have become the de-facto standard in providing scalable communication backbones for mult...