1234 search results - page 39 / 247 » A Scheduling and Pipelining Algorithm for Hardware Software ... |
VLSID
2004
IEEE
14 years 8 months ago
2004
IEEE
Recent advances on language based software toolkit generation enables performance driven exploration of embedded systems by exploiting the application behavior. There is a need fo...
ISSS
2000
IEEE
13 years 11 months ago
2000
IEEE
One important part of a HW/SW codesign system is the scheduler which is needed in order to determine if a given HW/SW partitioning is suitable for a given application. In this pap...
MICRO
2006
IEEE
14 years 1 months ago
2006
IEEE
We propose and evaluate a multi-thread memory scheduler that targets high performance CMPs. The proposed memory scheduler is based on concepts originally developed for network fai...
CODES
2004
IEEE
13 years 11 months ago
2004
IEEE
This paper proposes a novel Deadlock Avoidance Algorithm (DAA) and its hardware implementation, the Deadlock Avoidance Unit (DAU), as an Intellectual Property (IP) core that provi...
VSTTE
2005
Springer
14 years 1 months ago
2005
Springer
The interplay back and forth between software model checking and hardware model checking has been fruitful for both. Originally intended for the analysis of concurrent software, mo...