Sciweavers

7452 search results - page 121 / 1491
» A Semantics for Multiprocessor Systems
Sort
View
EMSOFT
2005
Springer
15 years 9 months ago
Optimizing inter-processor data locality on embedded chip multiprocessors
Recent research in embedded computing indicates that packing multiple processor cores on the same die is an effective way of utilizing the ever-increasing number of transistors. T...
Guilin Chen, Mahmut T. Kandemir
139
Voted
HPCA
2011
IEEE
14 years 7 months ago
HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor
Queues are commonly used in multithreaded programs for synchronization and communication. However, because software queues tend to be too expensive to support finegrained paralle...
Sanghoon Lee, Devesh Tiwari, Yan Solihin, James Tu...
3DIC
2009
IEEE
263views Hardware» more  3DIC 2009»
15 years 7 months ago
3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)
Abstract— Networks-on-chip (NoC) is emerging as a key onchip communication architecture for multiprocessor systemson-chip (MPSoC). In traditional electronic NoCs, high bandwidth ...
Yaoyao Ye, Lian Duan, Jiang Xu, Jin Ouyang, Mo Kwa...
122
Voted
SAMOS
2007
Springer
15 years 9 months ago
Mapping and Performance Evaluation for Heterogeneous MP-SoCs Via Packing
The computational demand of signal processing algorithms is rising continuously. Heterogeneous embedded multiprocessor systems-on-chips are one solution to tackle this demand. But ...
Bastian Ristau, Gerhard Fettweis
189
Voted
EON
2008
15 years 5 months ago
Semantic System Integration - Incorporating Rule based Semantic Bridges into BPEL Processes
Abstract. This paper describes how semantic bridges realized in terms of rulebased ontology mappings can be incorporated into BPEL processes. The approach is explained by applying ...
Nils Barnickel, Ralf Weinand, Matthias Flügge