Sciweavers

188 search results - page 24 / 38
» A System-Level Synthesis Algorithm with Guaranteed Solution ...
Sort
View
ISSS
2002
IEEE
120views Hardware» more  ISSS 2002»
14 years 14 days ago
Optimal Message-Passing for Data Coherency in Distributed Architecture
Message-passing mechanism is commonly used to preserve data coherency in distributed systems. This paper presents an algorithm for insertion of minimal message-passing in system-l...
Daniel Gajski, Junyu Peng
NIPS
2008
13 years 9 months ago
Clustering via LP-based Stabilities
A novel center-based clustering algorithm is proposed in this paper. We first formulate clustering as an NP-hard linear integer program and we then use linear programming and the ...
Nikos Komodakis, Nikos Paragios, Georgios Tziritas
DAC
2006
ACM
14 years 1 months ago
Clock buffer and wire sizing using sequential programming
This paper investigates methods for clock skew minimization using buffer and wire sizing. First, a technique that significantly improves solution quality and stability of sequent...
Matthew R. Guthaus, Dennis Sylvester, Richard B. B...
FPGA
1995
ACM
93views FPGA» more  FPGA 1995»
13 years 11 months ago
Simultaneous Depth and Area Minimization in LUT-based FPGA Mapping
In this paper, we present an improvement of the FlowMap algorithm, named CutMap, which combines depth and area minimization in the mapping process by computing min-cost min-height...
Jason Cong, Yean-Yow Hwang
ISPD
2000
ACM
97views Hardware» more  ISPD 2000»
13 years 12 months ago
Routability-driven repeater block planning for interconnect-centric floorplanning
In this paper we present a repeater block planning algorithm for interconnect-centric floorplanning. We introduce the concept of independent feasible regions for repeaters and der...
Probir Sarkar, Vivek Sundararaman, Cheng-Kok Koh