819 search results - page 18 / 164 » A Technique for Combined Virtual Prototyping and Hardware De... |
DFT
2003
IEEE
14 years 1 months ago
2003
IEEE
We describe a method for designing fault tolerant circuits based on an extension of a Concurrent Error Detection (CED) technique. The proposed extension combines parity check code...
CHI
2001
ACM
14 years 8 months ago
2001
ACM
We present a task-based taxonomy of navigation techniques for 3D virtual environments, used to categorize existing techniques, drive exploration of the design space, and inspire n...
VRST
2006
ACM
14 years 2 months ago
2006
ACM
Designing and building Virtual Environments is not an easy task, especially when it comes to specifying object behavior where either knowledge about animation techniques or progra...
ASAP
2007
IEEE
14 years 2 months ago
2007
IEEE
Because of the growing importance of decimal floating-point (DFP) arithmetic, specifications for it were recently added to the draft revision of the IEEE 754 Standard (IEEE P754)....
CAI
2004
Springer
13 years 8 months ago
2004
Springer
A complete hardware implementation of an evolvable combinational unit for FPGAs is presented. The proposed combinational unit consisting of a virtual reconfigurable circuit and evo...