Sciweavers

3955 search results - page 39 / 791
» A Transactional Architecture for Simulation
Sort
View
MMB
1997
Springer
126views Communications» more  MMB 1997»
14 years 1 months ago
Goal-oriented Performance Control for Transaction Processing
The performance of current transaction processing systems largely depends on human experts for administration and tuning. These experts have to specify a multitude of internal con...
Erhard Rahm
IESS
2009
Springer
182views Hardware» more  IESS 2009»
13 years 6 months ago
Modeling Cache Effects at the Transaction Level
Abstract. Embedded system design complexities are growing exponentially. Demand has increased for modeling techniques that can provide both accurate measurements of delay and fast ...
Ardavan Pedram, David Craven, Andreas Gerstlauer
HPCA
2006
IEEE
14 years 9 months ago
LogTM: log-based transactional memory
Transactional memory (TM) simplifies parallel programming by guaranteeing that transactions appear to execute atomically and in isolation. Implementing these properties includes p...
Kevin E. Moore, Jayaram Bobba, Michelle J. Moravan...
IEEEPACT
2009
IEEE
14 years 3 months ago
Mapping Out a Path from Hardware Transactional Memory to Speculative Multithreading
— This research demonstrates that coming support for hardware transactional memory can be leveraged to significantly reduce the cost of implementing true speculative multithread...
Leo Porter, Bumyong Choi, Dean M. Tullsen
ISLPED
2005
ACM
111views Hardware» more  ISLPED 2005»
14 years 2 months ago
Energy reduction in multiprocessor systems using transactional memory
The emphasis in microprocessor design has shifted from high performance, to a combination of high performance and low power. Until recently, this trend was mostly true for uniproc...
Tali Moreshet, R. Iris Bahar, Maurice Herlihy