Sciweavers

1013 search results - page 195 / 203
» A hardware implementation of realloc function
Sort
View
HIPEAC
2009
Springer
14 years 3 months ago
Collective Optimization
Abstract. Iterative compilation is an efficient approach to optimize programs on rapidly evolving hardware, but it is still only scarcely used in practice due to a necessity to gat...
Grigori Fursin, Olivier Temam
ASPLOS
2010
ACM
14 years 2 months ago
COMPASS: a programmable data prefetcher using idle GPU shaders
A traditional fixed-function graphics accelerator has evolved into a programmable general-purpose graphics processing unit over the last few years. These powerful computing cores...
Dong Hyuk Woo, Hsien-Hsin S. Lee
FCCM
2008
IEEE
160views VLSI» more  FCCM 2008»
14 years 2 months ago
Facilitating Processor-Based DPR Systems for non-DPR Experts
Currently, only Xilinx Field Programmable Gate Arrays (FPGAs) support Dynamic Partial Reconfiguration (DPR). While there is currently some Computer Aided Design (CAD) tool support...
Edward Chen, William A. Gruver, Dorian Sabaz, Lesl...
HPDC
2008
IEEE
14 years 2 months ago
StoreGPU: exploiting graphics processing units to accelerate distributed storage systems
Today Graphics Processing Units (GPUs) are a largely underexploited resource on existing desktops and a possible costeffective enhancement to high-performance systems. To date, mo...
Samer Al-Kiswany, Abdullah Gharaibeh, Elizeu Santo...
TRIDENTCOM
2008
IEEE
14 years 2 months ago
The NTP experimental platform for heterogeneous wireless sensor networks
— This paper presents the NTP experimental platform for heterogeneous wireless sensor networks (WSN), which is built on the campus of National Tsing Hua University under the supp...
Sheng-Po Kuo, Chun-Yu Lin, Yueh-Feng Lee, Hua-Wei ...