Sciweavers

1013 search results - page 5 / 203
» A hardware implementation of realloc function
Sort
View
EUROMICRO
2002
IEEE
14 years 21 days ago
A Sum of Absolute Differences Implementation in FPGA Hardware
In this paper, we propose a new hardware unit that performs a 16 × 1 SAD operation. The hardware unit is intended to augment a general-purpose core. Further, we show that the 16 ...
Stephan Wong, Stamatis Vassiliadis, Sorin Cotofana
SOSP
2003
ACM
14 years 4 months ago
Implementing an untrusted operating system on trusted hardware
Recently, there has been considerable interest in providing “trusted computing platforms” using hardware — TCPA and Palladium being the most publicly visible examples. In th...
David Lie, Chandramohan A. Thekkath, Mark Horowitz
IJCNN
2000
IEEE
14 years 4 days ago
Analog Hardware Implementation of the Random Neural Network Model
This paper presents a simple continuous analog hardware realization of the Random Neural Network (RNN) model. The proposed circuit uses the general principles resulting from the u...
Hossam Abdelbaki, Erol Gelenbe, Said E. El-Khamy
JSA
2007
139views more  JSA 2007»
13 years 7 months ago
High-speed hardware implementations of Elliptic Curve Cryptography: A survey
For the last decade, Elliptic Curve Cryptography (ECC) has gained increasing acceptance in the industry and the academic community and has been the subject of several standards. T...
Guerric Meurice de Dormale, Jean-Jacques Quisquate...
DSD
2010
IEEE
126views Hardware» more  DSD 2010»
13 years 8 months ago
Low Power FPGA Implementations of 256-bit Luffa Hash Function
Low power techniques in a FPGA implementation of the hash function called Luffa are presented in this paper. This hash function is under consideration for adoption as standard. Tw...
Paris Kitsos, Nicolas Sklavos, Athanassios N. Skod...