Sciweavers

2209 search results - page 71 / 442
» A high performance JPEG2000 architecture
Sort
View
ERSA
2008
145views Hardware» more  ERSA 2008»
13 years 11 months ago
Multicore Devices: A New Generation of Reconfigurable Architectures
For two decades, reconfigurable computing systems have provided an attractive alternative to fixed hardware solutions. Reconfigurable computing systems have demonstrated the low c...
Steven A. Guccione
ICSE
2008
IEEE-ACM
14 years 10 months ago
Exploiting connector knowledge to efficiently disseminate highly voluminous data sets
Ever-growing amounts of data that must be distributed from data providers to consumers across the world necessitate a greater understanding of the software architectural implicati...
Chris Mattmann, David Woollard, Nenad Medvidovic
DAC
2008
ACM
14 years 11 months ago
A power and temperature aware DRAM architecture
Technological advances enable modern processors to utilize increasingly larger DRAMs with rising access frequencies. This is leading to high power consumption and operating temper...
Song Liu, Seda Ogrenci Memik, Yu Zhang, Gokhan Mem...
ISCA
2000
IEEE
118views Hardware» more  ISCA 2000»
14 years 1 months ago
Smart Memories: a modular reconfigurable architecture
Trends in VLSI technology scaling demand that future computing devices be narrowly focused to achieve high performance and high efficiency, yet also target the high volumes and lo...
Ken Mai, Tim Paaske, Nuwan Jayasena, Ron Ho, Willi...
RSP
2005
IEEE
164views Control Systems» more  RSP 2005»
14 years 3 months ago
High Level Synthesis for Data-Driven Applications
Abstract— John von Neumann proposed his famous architecture in a context where hardware was very expensive and bulky. His goal was to maximize functionality with minimal hardware...
Etienne Bergeron, Xavier Saint-Mleux, Marc Feeley,...