1746 search results - page 186 / 350 » A linear implementation of PACMAN |
124
Voted
ISCA
1998
IEEE
15 years 8 months ago
1998
IEEE
Alewife is a multiprocessor architecture that supports up to 512 processing nodes connected over a scalable and cost-effective mesh network at a constant cost per node. The MIT Al...
ICCAD
1997
IEEE
15 years 8 months ago
1997
IEEE
— This paper describes an algorithm for generating provably passive reduced-order N-port models for RLC interconnect circuits. It is demonstrated that, in addition to macromodel ...
154
Voted
RTSS
1997
IEEE
15 years 8 months ago
1997
IEEE
This paper presents an on-the-fly and symbolic algorithm for checking whether a timed automaton satisfies a formula of a timed temporal logic which is more expressive than TCTL....
103
click to vote
ICCAD
1996
IEEE
15 years 8 months ago
1996
IEEE
In a constraint-drivenlayout synthesisenvironment,parasitic constraints are generated and implemented in each phase of the design process to meet a given set of performance specif...
116
click to vote
FPL
1997
Springer
15 years 7 months ago
1997
Springer
Abstract. Pipeline morphing is a simple but e ective technique for recon guring pipelined FPGA designs at run time. By overlapping computation and recon guration, the latency assoc...