Sciweavers

1017 search results - page 102 / 204
» A routing algorithm for flip-chip design
Sort
View
ISQED
2005
IEEE
98views Hardware» more  ISQED 2005»
14 years 2 months ago
Wire Planning with Bounded Over-the-Block Wires
Hierarchical approach greatly facilitates large-scale chip design by hiding distracting details in low-level objects. However, the lowlevel designs have to have a global view of h...
Hua Xiang, I-Min Liu, Martin D. F. Wong
DAC
2006
ACM
14 years 10 months ago
Fast algorithms for slew constrained minimum cost buffering
As a prevalent constraint, sharp slew rate is often required in circuit design which causes a huge demand for buffering resources. This problem requires ultra-fast buffering techn...
Shiyan Hu, Charles J. Alpert, Jiang Hu, Shrirang K...
JCP
2008
162views more  JCP 2008»
13 years 9 months ago
A Hypercube-based Scalable Interconnection Network for Massively Parallel Computing
An important issues in the design of interconnection networks for massively parallel computers is scalability. A new scalable interconnection network topology, called Double-Loop H...
Youyao Liu, Jungang Han, Huimin Du
SECON
2010
IEEE
13 years 6 months ago
Traffic Inference in Anonymous MANETs
Abstract--The open wireless medium in a mobile ad-hoc network (MANET) enables malicious traffic analysis to dynamically infer the network traffic pattern in hostile environments. T...
Yunzhong Liu, Rui Zhang, Jing Shi, Yanchao Zhang
ICCAD
2002
IEEE
161views Hardware» more  ICCAD 2002»
14 years 5 months ago
Non-tree routing for reliability and yield improvement
We propose to introduce redundant interconnects for manufacturing yield and reliability improvement. By introducing redundant interconnects, the potential for open faults is reduc...
Andrew B. Kahng, Bao Liu, Ion I. Mandoiu