Sciweavers

1017 search results - page 115 / 204
» A routing algorithm for flip-chip design
Sort
View
FPGA
2003
ACM
156views FPGA» more  FPGA 2003»
14 years 2 months ago
Architectures and algorithms for synthesizable embedded programmable logic cores
As integrated circuits become more and more complex, the ability to make post-fabrication changes will become more and more attractive. This ability can be realized using programm...
Noha Kafafi, Kimberly Bozman, Steven J. E. Wilton
GLOBECOM
2007
IEEE
14 years 3 months ago
A Steepest Descent Relocation Algorithm for Placement of Sinks in a Sensor Network
— In this paper we use an information flow model for placement of traffic sinks in a wireless sensor network. Our mathematical model translates a communication network composed...
Mehdi Kalantari, Mark A. Shayman
IC
2009
13 years 6 months ago
Efficient Distributed Search for Multicast Session Keywords
mDNS is a proposed DNS-aware, hierarchical, and scalable multicast session directory architecture that enables multicast session registration and makes them discoverable in real ti...
Piyush Harsh, Richard Newman
FCCM
2006
IEEE
162views VLSI» more  FCCM 2006»
14 years 3 months ago
Power Visualization, Analysis, and Optimization Tools for FPGAs
This paper introduces the Low-Power Intelligent Tool Environment (LITE), an object oriented tool set designed for power visualization, analysis, and optimization. These tools lever...
Matthew French, Li Wang, Michael J. Wirthlin
ICCAD
2001
IEEE
103views Hardware» more  ICCAD 2001»
14 years 5 months ago
Interconnect Resource-Aware Placement for Hierarchical FPGAs
In this paper, we utilize Rent’s rule as an empirical measure for efficient clustering and placement of circuits on hierarchical FPGAs. We show that careful matching of design c...
Amit Singh, Ganapathy Parthasarathy, Malgorzata Ma...