Sciweavers

1055 search results - page 197 / 211
» A system level perspective on branch architecture performanc...
Sort
View
HPCA
2008
IEEE
14 years 9 months ago
Supporting highly-decoupled thread-level redundancy for parallel programs
The continued scaling of device dimensions and the operating voltage reduces the critical charge and thus natural noise tolerance level of transistors. As a result, circuits can p...
M. Wasiur Rashid, Michael C. Huang
WSE
2006
IEEE
14 years 2 months ago
Modeling Request Routing in Web Applications
For web applications, determining how requests from a web page are routed through server components can be time-consuming and error-prone due to the complex set of rules and mecha...
Minmin Han, Christine Hofmeister
IEEEPACT
2009
IEEE
14 years 3 months ago
SHIP: Scalable Hierarchical Power Control for Large-Scale Data Centers
In today’s data centers, precisely controlling server power consumption is an essential way to avoid system failures caused by power capacity overload or overheating due to incr...
Xiaorui Wang, Ming Chen, Charles Lefurgy, Tom W. K...
ICCD
2006
IEEE
148views Hardware» more  ICCD 2006»
14 years 5 months ago
Trends and Future Directions in Nano Structure Based Computing and Fabrication
— As silicon CMOS devices are scaled down into the nanoscale regime, new challenges at both the device and system level are arising. While some of these challenges will be overco...
R. Iris Bahar
ASPLOS
2004
ACM
14 years 2 months ago
An ultra low-power processor for sensor networks
We present a novel processor architecture designed specifically for use in low-power wireless sensor-network nodes. Our sensor network asynchronous processor (SNAP/LE) is based on...
Virantha N. Ekanayake, Clinton Kelly IV, Rajit Man...