Sciweavers

562 search results - page 83 / 113
» Address Code and Arithmetic Optimizations for Embedded Syste...
Sort
View
ICIP
2007
IEEE
14 years 4 months ago
Packet Loss Resilient Transmission of 3D Models
This paper presents an efficient joint source-channel coding scheme based on forward error correction (FEC) for three dimensional (3D) models. The system employs a wavelet based ...
M. Oguz Bici, Andrey Norkin, Gozde Bozdagi Akar
DATE
1998
IEEE
153views Hardware» more  DATE 1998»
14 years 2 months ago
An Energy-Conscious Exploration Methodology for Reconfigurable DSPs
As the "system-on-a-chip" concept is rapidly becoming a reality, time-to-market and product complexity push the reuse of complex macromodules. Circuits combining a varie...
Jan M. Rabaey, Marlene Wan
CODES
2007
IEEE
14 years 4 months ago
Compile-time decided instruction cache locking using worst-case execution paths
Caches are notorious for their unpredictability. It is difficult or even impossible to predict if a memory access results in a definite cache hit or miss. This unpredictability i...
Heiko Falk, Sascha Plazar, Henrik Theiling
JSA
2000
175views more  JSA 2000»
13 years 10 months ago
Complete worst-case execution time analysis of straight-line hard real-time programs
In this article, the problem of finding a tight estimate on the worst-case execution time (WCET) of a real-time program is addressed. The analysis is focused on straight-line code...
Friedhelm Stappert, Peter Altenbernd
ISCA
2009
IEEE
159views Hardware» more  ISCA 2009»
14 years 4 months ago
End-to-end register data-flow continuous self-test
While Moore’s Law predicts the ability of semi-conductor industry to engineer smaller and more efficient transistors and circuits, there are serious issues not contemplated in t...
Javier Carretero, Pedro Chaparro, Xavier Vera, Jau...